




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423  
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



**PAD FUNCTION**

- 1 Q3
- 2 P3
- 3 PE
- 4 INHIBIT
- 5 P0
- 6 CLOCK
- 7 Q0
- 8 V<sub>SS</sub>
- 9 Q1
- 10 RESET
- 11 P1
- 12 "O"
- 13 CF
- 14 P2
- 15 Q2
- 16 V<sub>DD</sub>

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential: VDD**  
**Mask Ref:**  
**Bond Pads : .004"**

**APPROVED BY: CD**  
**MFG: Motorola**

**DIE SIZE : .091"x .075"**  
**THICKNESS: .015"**

**DATE: 4/17/03**  
**P/N: CD4526**

DG 10.1.2  
 Rev A 3-4-99